1 Abstract-High-order wide-output (HOWO) impedance source converters (ISCs) have been presented for ac inverter applications that require voltage step-up ability. With intrinsic passive impedance networks as energy sources, these converters are able to achieve voltage boosting with either polarity, leading to improved dc-link voltage utilization compared with the conventional two-level converter. However, HOWO-ISCs suffer from transfer functions giving low bandwidth, a penalty of increased passive devices and right-half-plane zeros, which result in lower order distortion of the ac output power. In this paper, a modified plug-in repetitive control scheme is presented for HOWO-ISCs with accurate reference tracking (hence low distortion), fast dynamic response, and enhanced robustness. By using zero-phase-shift finite impulse response filters in both the internal model of the repetitive controller and its compensation network, the proposed method achieves zero steady-state error and an extended closed-loop bandwidth. For HOWO-ISC cases, this method outperforms conventional proportional-integral (PI) control, which has considerable steady-state error. It also eliminates the need of parallel loops for several frequencies when proportional resonant control or orthogonal transformation based PI schemes are used to remove lower order distortion. The design process and performance analysis of the proposed repetitive control strategy are based on a novel three-phase HOWO-ISC configuration with a reduced number of switches. Simulation and experimental results confirm the feasibility and effectiveness of the proposed control approach.
INTRODUCTION
ith an increasing demand for interconnecting multiple dc distributed energy resources (DERs) such as photovoltaic (PV), fuel cell and battery storage devices with the traditional energy infrastructures, a power inverter stage becomes necessary to convert the dc energy source into an ac waveform [1] [2] [3] .
Since a single DER unit usually has a low output voltage, matured schemes employ many units to create a high dc-link voltage for transferring the power through a conventional Manuscript central inverter, which has only voltage step-down characteristics [4, 5] . However, this method does not guarantee an optimal operation point for each DER unit [6] .
To enable distributive access to low dc voltage DERs for improved energy utilization, power inverters with output voltage boosting ability are required [7] . With such motivation, a range of impedance source converter (ISC) topologies have been introduced in the recent literature [8] [9] [10] [11] [12] [13] [14] [15] [16] , among which, the Ćuk, sepic, semi-Z-source (SZS) and semiquasi-Z-source (SQZS) topologies all consists of two inductors and two capacitors as in their dc-dc switched mode classified by Tymerski [17] . By using an impedance network as virtual energy source, these converters achieve improved dc-link voltage utilization and terminal current profiles. However, the higher number of passive elements increases the order of converter transfer function; thus, complicating the modeling process. Specifically, high-order wide-output (HOWO) ISC topologies have non-minimum phase characteristics with extra phase lagging effect, which imposes limitation on the control design for achieving high loop-gain (low tracking error) and sufficient stability margin. Hence, a reliable control strategy with accurate reference tracking ability is demanded for ISCs, which enables them to precisely execute the system level command for power flow regulation in an interconnected energy network, such as maximum power point tracking.
In an ac system, conventional instantaneous value based proportional-integral (PI) control cannot achieve zero steadystate tracking error. Thus, PI control in the synchronous reference frame (SRF) using frequency decoupling, is employed [11] in the three-phase SQZS converter. However, to cancel the resonant peak in its transfer function, the active bandwidth needs to be reduced to a low level which weakens the dynamic performance. Also, parallel control loops for each frequency are adopted to guarantee output power quality, which leads to undesirable interaction between the different loops due to the frequency decoupled model approximation. Similarly, to save on mathematical transformations, parallel proportional resonant (PR) control loops are applied to the Ćuk type three-phase inverter in [12] to achieve sufficient harmonic rejection. Since each PR control loop targets only a specific frequency component, multiple control loops are needed; where the loops may interact. This complicates the controller and its efficiency. Nonlinear schemes such as sliding-mode control have been employed in differential mode sepic and Ćuk converters [13, 14] . The target variable usually cannot be directly controlled; so a proper sliding surface, combining several state variables, has to be selected. High- pass filters are required to derive the transient signal of the control input in a time-variant ac system. Also, the sliding surface coefficient is influenced by parameter mismatches and load variations, which affects the practical performance.
Repetitive control, based on the internal model principle, is able to attenuate periodic disturbances, and has been adopted in power electronic converter applications [18] [19] [20] [21] [22] [23] . In [20] , plug-in repetitive control is directly adopted for the SPWM two-level inverter in an uninterruptable power supply (UPS), to ensure a low distortion, robust output voltage. In [21] , parallel plug-in repetitive control with reduced data memory is used in a bridgeless rectifier topology. The modular multilevel converter (MMC) circulating current can also be eliminated by repetitive control, as in [22, 23] . However, unlike the mentioned topologies, HOWO-ISC transfer functions usually have right-half-plane (RHP) zeros, time-variant zero-pole locations, and high resonant peaks. These factors impose higher demand on the design of digital filter and compensator parameters over that for a lower order converter model. This paper presents a generic design of a digital plug-in repetitive control strategy for a family of HOWO ISCs with emphasis on the analysis of the zero-phase-shift (ZPS) filter and compensation network to achieve an extended closed loop bandwidth (improved dynamic response) and minimized reference tracking error. In the proposed strategy, an inner PI control loop and a zero-phase-shift (ZPS) finite impulse response (FIR) compensator are employed to stabilize the converter model plant with improved error convergence speed. Another ZPS low-pass FIR filter is incorporated in the internal model feedback path of the repetitive controller to attenuate the high frequency gain. In this manner, the robustness of the overall system is guaranteed. The paper is organized as follows: section II gives a brief review of representative HOWO ISC topologies with their potential configurations for multi-phase ac applications. Then the design process of the proposed control strategy is described using a selected case study with a novel three-phase SQZS converter configuration having a reduced number of switches. Simulation and experimental verification form section IV, and finally, outcomes and observations are highlighted in section V.
II. REVIEW OF HOWO-ISC TOPOLOGIES
Four representative HOWO-ISC topologies are reviewed to give an understanding of their technical merits and operational challenges, which are critical for control design. Based on inverter mode operation for a solar energy harvesting system, the characteristics of these topologies in three-phase configurations are analyzed. Table 1 summarizes the schematics and main operational features of four representative HOWO-ISC bidirectional topologies, including the semi-Z-source (SZS), semi-quasi-Zsource (SQZS), Ćuk and sepic converters, in which each have two inductors and two capacitors [10] [11] [12] [13] [14] . In Table 1 , where δ is the duty cycle of S 1 (complementally, δ′=1-δ is the duty cycle of S 2 ) for all candidates, their voltage transfer ratio M can be derived from the inductor steady-state volt-second balance principle. In Fig. 1(a) , the SZS and SQZS converters afford bi-polarity voltage output; while, as shown in Fig. 1(b) , the Ćuk and sepic converters have unipolar voltage gains. The extended output voltage range of these HOWO-ISCs create increased voltage and current stresses on the power switches, which are a function of the duty cycle as in Table 1 . Also, in [12, 24] , the Ćuk and sepic converters can be derived into their high frequency isolated versions by using coupled inductors. 
A. Operation principles of the HOWO-ISC topologies

SZS
SQZS Ćuk sepic
Topology Voltage transfer ratio The ISC topologies have been developed mainly to improve the AC side voltage magnitude (thus, dc-link voltage utilization) in the conventional half-bridge inverter [10] [11] [12] [13] [14] . Using the basic converter modules in Table 1 , both two-leg (four-switch) and three-leg (six-switch) configurations can be employed for three-phase dc-ac applications, as in Table 2 .
As with typical six-switch three-phase (SSTP) inverters, and all the topologies in Table 1 , any dc components and zero sequence harmonics cancel in the output line-to-line voltages [11, 12] . The four-switch three-phase (FSTP) inverter with two buck converters and the mid-point of dc-link capacitor feeding the three-phase output [25] , reduces the device and passive component count. Similarly, for the ISC topologies, the sepic converter can be configured as a FSTP inverter by using the dc source positive terminal, since it has a positive step up/down gain [13] . This scheme inherits a dc offset common mode voltage between its dc ground and AC neutral point. To suppress such a dc common mode voltage, as shown in Table 2 , the SZS and SQZS converters with bipolar voltage gain are developed as FSTP inverters in this paper, among which the SQZS solution is selected as the case study for generic control design interpretation. The Ćuk converter cannot be used as an FSTP inverter due to its negative voltage gain (its output cannot be within the rail bounds).
B. Constraints of HOWO-ISCs
Although improved dc-link utilization can be achieved by ISC schemes, the passive components of their impedance network introduce a high number of poles and zeros (including RHP zeros) into their transfer functions. This leads to a low closed-loop bandwidth, high steady-state error, and considerable lower order harmonic distortion for the HOWO-ISCs when conventional PI control is employed.
As analyzed in [11] , the SSTP SQZS converter inherits 2 nd order harmonic distortion in its output voltage, which requires two parallel control loops to manage the fundamental and 2 nd order harmonic simultaneously. However, in the FSTP or single-phase applications, the lower order distortion is distributed continuously in the baseband including 3 rd order harmonic components; hence this parallel loop method becomes complex and inefficient.
To address this limitation, a generic repetitive control strategy applicable for all HOWO-ISC configurations is developed in the next section. Specifically, the islanded mode SQZS FSTP inverter is used as the illustrative case study due Table 2 . Configurations for three-phase inverters using basic units in Table 1 .
V m is the peak value of AC side phase voltage; ω is the fundamental angular frequency.
Three-phase inverter type
Possible topology in Table 1 Modulation Mechanism
SSTP inverter
SZS, SQZS, Ćuk, sepic (with the zero sequence components being cancelled in the output line-to-line voltage)
Ćuk and sepic can be high frequency transformer isolated ( ) sin
FSTP inverter using dc side ground terminal
SZS, SQZS (with bipolar voltage gain)
3 sin
to its control design complexities, with the following factors: 1) The islanded mode SQZS converter has a higher order transfer function than in a grid-connected mode due to the pole caused by the output capacitor and 2) Unlike the SSTP configuration with zero-sequence component cancellation, the FSTP converter requires phase independent control for distortion immunity over the full baseband range, including the zero-sequence harmonics.
III. PLUG-IN REPETITIVE CONTROLLER FOR SQZS FSTP INVERTER
A. FSTP SQZS Inverter
Based on Table 1 and Table 2 , the FSTP SQZS inverter can be depicted as in Fig. 2 , where two SQZS converter output terminals and the dc negative reference are connected to a three-phase balance load. In this arrangement, the total device and passive component count is reduced. If Vdc is the dc input voltage, Vm is the peak value of the desired output phase voltage, and ω is angular fundamental frequency; in order to achieve the output voltage as in (1), the modulation references for the two SQZS converters are expressed by(2). Fig. 1(a) , its maximum ac output voltage magnitude is V dc ; thus, in an FSTP arrangement, the peak phase voltage V m is 0.5774V dc , which is higher than ½V dc in the conventional three-phase two-level inverter (using six switches, without triplen injection). Also, compared to the sepic based FSTP inverter [13] , this scheme has a pure sinusoidal ac common mode voltage (no dc component) between its ac side neutral point and the dc-link negative terminal. This eases the insulation design for an interfacing transformer in a grounded system. 2 3
In contrast to SSTP inverters, where the zero sequence components cannot propagate onto the line-to-line voltage, their FSTP counterparts require each converter output voltage to be a purely fundamental component. This requires the control strategy of ISC based single-phase or FSTP configurations to have sufficient harmonic rejection over all baseband frequencies. The SQZS converter topology is redrawn in Fig. 3 , where L1 (with parasitic resistance r1) and C1 form the impedance source network; L2 (with parasitic resistance r2) and C2 form the second order output filtering stage; Vdc is the input voltage and R is the load impedance in islanded mode. The two switches operate in a complementary manner with the duty cycle of S1 as the control input, which can be decoupled into a steady-state value δ plus its small perturbation ∆δ in classical small signal dynamic analysis.
B. Modeling of the SQZS converter
Then linearizing, the generic small-signal transfer function G(s) of the SQZS converter is (3), where ∆vo represents the small voltage increment caused by the duty cycle perturbation ∆δ around the steady-state value.
Similarly, applying this perturbing and linearization method to the steady-state equation of the voltage transfer ratio M and duty cycle δ in (4) (see Table 1 ), the dynamic relationship between ∆m and ∆δ is as in (5) . Therefore, to view the voltage transfer ratio as the controller output signal, the equivalent plant of the SQZS converter for control design can be rearranged as in (6) and Fig. 4 . Then the dc steady-state gain of the plant transfer function Gvm(s) (s=0) becomes independent of duty cycle variation (neglecting inductor parasitic resistance).
( 1) Fig. 4 . Relationship between voltage transfer ratio and duty cycle in SQZS converter: (a) the signal transformation and (b) small-signal equivalent plant for controller design.
In quasi-steady-state analysis of the SQZS inverter, the voltage transfer ratio M should be modulated as a pure sinusoidal waveform as in (7), where A m is the ratio of the converter ac side voltage magnitude (line-to-line voltage for the FSTP inverter) over the dc-link voltage. Then, from (4), the duty cycle can be estimated by (8) when ignoring the internal inertia of the SQZS converter.
The passive element parameters of the SQZS converter are usually determined by the voltage and current peak ripple constraints, as discussed in [10, 12, 13] . With these principles, the FSTP SQZS inverter specification for this study is shown in Table 3 .
In Table 3 , with the shown dc-link and ac side line-to-line voltages, Am = 0.8; hence, the duty cycle of each SQZS converter module varies approximately between 0.36 and 0.83, based on (8) . Then, by substituting the parameters in Table 3 and varying the steady-state duty cycle δ, a family of Bode plots and pole-zero plots for the transfer function Gvm(s) result as in Fig. 5 .
From Fig. 5(b) , when the duty cycle is less than ½, RHP zeros emerge, leading to non-minimal phase system performance with significant phase delay, as shown by the phase-frequency Bode plots in Fig. 5(a) . Thus, a phase-leading compensation network is required to increase the phase margin and improve the dynamic response [26] . Also, in the amplitude-frequency Bode plots of Fig. 5(a) , the resonant peak increases with increasing duty cycle. This time-varying performance with duty cycle is in-line with the topologically asymmetrical operation of the SQZS inverter (also other ISCs) for generating bipolar voltage. For example, in the SQZS inverter, the positive voltage level is generated directly by the dc-link; while the negative level is derived from the energy stored in the impedance network.
From (6), by using the transformation block K(s), the dc steady-state gain of G vm (s) is independent of δ variation compared to (3); however, the gain of G vm (s) in the low frequency range (s≠0) is of concerned for a dc-ac inverter system and changes with duty cycle variation. Consequently, the SQZS converter (and other ISCs) has a time-variant gain effect on the modulating signal along a fundamental period, which means that lower order harmonic distortion will appear if the modulating signal is purely the fundamental component. But the real SQZS duty cycle trajectory should deviate from (8) if a pure fundament output voltage is generated.
Thus the SQZS control strategy (and other HOWO-ICSs) should have sufficient harmonic rejection ability to ensure power quality. In this paper, repetitive control with periodic disturbance attenuation is adopted to address this problem. Compared to its application in the two-level converter (such as in UPS [20] ), the challenge of using this method in HOWO-ISC is mainly the design of the digital ZPS filter and compensation network for a time-variant plant, which is able to stabilize the converter and increase the effective closedloop bandwidth. The detailed analysis and design procedure are based on the FSTP SQZS inverter.
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C. Digital plug-in repetitive controller for the FSTP SQZS inverter 1) Overall control strategy for the SQZS inverter The FSTP inverter requires independent control of its two converter modules to ensure voltage reference tracking as in (2) , but only one inverter needs to be considered in the control design process. Fig. 6 illustrates the proposed digital plug-in repetitive control strategy for the SQZS inverter with V d representing all external disturbances. The proposed control scheme employs a repetitive controller outer layer and a PI controller in the inner layer. Theoretically, an ideal plant for repetitive control should have an amplitude gain close to unity (0dB) in the low frequency range (before the cut-off frequency) and then rapidly fall off, monotonically [23] . Therefore, the inner PI controller in Fig. 6 is adopted to stabilize the converter transfer function G vm (z). However, PI control is not able to achieve zero steady-state error for the ac signal; thus, the fundamental error and lower order harmonic distortion (baseband frequency range) cannot be eliminated. Also, since the converter model in the negative half cycle has RHP zeros as in Fig. 5(b) , its dynamic response with only PI control is slow. To provide sufficient closed-loop bandwidth as well as harmonic rejection capability, a FIR ZPS compensator S(z) and an outer layer repetitive controller with a FIR ZPS lowpass filter Q(z), are employed in Fig. 6 to provide fast and accurate voltage reference tracking [20] .
2) Compensation network for modifying the converter plant In Fig. 6 , the inner layer compensates the converter plant (close to the ideal case), for the outer layer repetitive controller.
By the forward difference mapping method from the sdomain to the z-domain, the discrete transfer function of the normal PI controller can be transformed into (9), where T s is the sampling (switching) period. Then, if G vm (z) represents the z-plane transformed version (forward difference mapping) of the transfer function G vm (s) in (6), its closed-loop z-domain transfer function G p (z) with PI control is expressed by (10). To suppress the resonant peak of G vm (z) in Fig. 5(a) over the full duty cycle range, the PI control parameters should be sufficiently small due to the RHP zeros when the duty cycle falls below ½; hence the dynamic response of the inner closedloop is slow. For the specification in Table 3 , the PI parameters are selected as P=0.4, I=600, which sets the crossover frequency of the open loop transfer function G vm (z)PI(z) to about 200Hz, ensuring sufficient stability margin to adapt to a wide load range variation and other disturbances. Then, the amplitude Bode plot of the inner closed-loop system G p (z), with dc-link voltage normalization, drawn in Fig. 7 , still has high resonant peaks and is not a qualified plant for repetitive control. In order to eliminate the high resonant peaks of G p (z) for large duty cycles, an additional compensator is required. Considering the low phase margin caused by the RHP zeros and the floating position of the resonance peak due to its timevariant performance, the traditional second-order low-pass filter with additional phase delay and a fixed resonance frequency ZPS notch filter are not applicable to the SQZS inverter [20] . Instead, to mitigate a set of resonant peaks for a wide duty cycle range in the SQZS inverter without deteriorating its phase margin (dynamic performance), a m order FIR ZPS compensator S(z) as in (11) with no phase lag, is employed. For the design case of Table 3 , the resonance frequencies vary approximately between 1.5kHz and 2kHz as in Fig. 5(a) ; thus, a 17 order FIR ZPS filter S(z) with a cut-off frequency of 1.5kHz is designed in MATLAB to suppress the resonance peak to below 0dB. The S(z) parameters for this case are listed in Table 4 . . Further, to achieve sufficient phase margin and a fast dynamic response, a k step leading unit z k is inserted to compensate the phase-lag, particularly for the RHP zeros. Due to the data storage of repetitive control, this leading unit will not result in a non-causal system and allows a faster PI controller to improve the dynamic performance. Then, the SQZS inverter repetitive control plant can be expressed by (12) , in which stability is guaranteed and the transient performance is enhanced. Specifically, k is selected to be 9 in this design case.
With all parameters now known in this case study, the amplitude Bode plots of G eq (z) change with duty cycle δ can be displayed in Fig. 8(a) , where all the resonant peaks have been suppressed below 0dB. Also, the phase responses of the original plant G vm (s) in Fig. 5(a) reveal that the most severe phase lag occurs at the smallest duty cycle, which is approximately 0.35 in this case. The phase responses of G eq (z) 7 with k=9 and S(z)G p (z) without phase-leading compensation are both displayed in Fig. 8(b) , where the leading unit z k is able to significantly increase the phase margin to realize an improved closed-loop bandwidth. A compensated equivalent plant suitable for repetitive control can now be achieved, as in (12) . 
3) Internal model design for plug-in repetitive control
The repetitive controller with a fast feed-forward path is shown in the outer layer of Fig. 6 . The discrete implementation of the internal model of repetitive control is expressed by (13) , where K r is the gain coefficient to adjust the tracking error convergence rate and Q(z) is a low-pass filter to guarantee stability at high frequencies [27] . By periodic integration, any repeatable disturbances can be accumulated in the output; thus high gains for these periodic signals can be achieved in (13) , where N is number of sampling points within one fundamental period.
Based on Fig. 6 and (13) , for the modified plant G eq (z), the voltage tracking error Er(z) is expressed in (14) . To ensure repetitive controller stability, the condition in (15) should be satisfied according to the small gain theorem [28] . This reveals that the magnitude of | ( )| should always be less than unity when ω changes from zero to (Nyquist frequency).
(1 ( ))( ( )) ( ) ( ) ( ) ( ) (15) In practice, to ensure sufficient stability margin, Q(z) can be selected as a close-to-unity constant (such as 0.95) or a low-pass filter, which is able to ensure sufficiently high magnitude gain in G rp (z) within the baseband. Thus, provided the reference voltage V ref and disturbance V d are both purely repetitive as in (16) , by viewing Q(z) as 1 in the low frequency range and substituting it into (14) , the tracking error Er(z) can be expressed by (17) . This means that after each fundamental period, the magnitude of error Er(z) can be attenuated to H(z) times its previous value. Therefore, to ensure stability and increase the convergence rate, H(z) must fall within the unity circle and should be as small as possible.
In the frequency domain, (14) can be rewritten as (18) with ( ) being expressed by (19) . By decreasing the magnitude of the term ( ), the harmonic rejection ability can be enhanced and the steady-state error of the repetitive controller is minimized. Specifically, zero steady-state error can be achieved at frequency ω, where ( ) = 1. 
For better convergence performance, Q(z) should not introduce any additional phase delay into the control loop. Therefore, for low distortion in the SQZS converter output voltage, a FIR structure ZPS low-pass filter is designed for Q(z) with a 3kHz cut-off frequency, for the case in Table 3 . The expression of Q(z) is indicated in (20) with the coefficients calculated in MATLAB, listed in Table 5 . Q(z) , the stability constraint of (15) is plotted in Fig. 9 , where the vector ( ) should not exceed the unity circle. Due to the design demand, in low frequency range, ( ) should be close to 1 as interpreted by the solid line in Fig. 9 . Also, with the compensated converter plant of (12), ( ) maintains an approximate unity magnitude gain (when K r =1) and small phase delay within the baseband frequency range. These imply that | ( )| is sufficiently small and the repetitive controller is able to achieve steady-state error mitigation and fast convergence at its effective bandwidth. For the specific case in Table 3 , the designed gain of the FIR ZPS filter ( ) in (20) and Table 5 can be maintained as 0.98 up to 2 kHz, which is satisfactory to ensure sufficient lower order harmonic rejection. With increasing frequency, the phase delay of ( ) increases, while its magnitude decreases. This makes the ( ) vector rotate closer to the imaginary axis, as shown by the dashed line in Fig. 9 . Due to the high frequency attenuation effect of Q(z), the unity circle around the terminal of vector Q(z) moves left (dashed line) with an increase of frequency, which helps maintain the stability margin by ensuring sufficient distance from ( ) to the new circle (dashed line). For the spectrum range above the cut-off frequency, the magnitude of G eq (z) falls off rapidly, as in Fig. 8 . The proportional gain of the repetitive controller K r is usually a real number smaller than 1. A larger K r produces faster error convergence but less stability margin, as it will determine the length of ( ) (thus, also ( )) in Fig. 9 . The trajectory of ( ) in the complex plane is drawn in Fig. 10 for K r =1 at the operational points of minimum and maximum duty cycle δ. The stability margin is guaranteed with the selected control parameters for the SQZS inverter design case in Table 3 . With all the design parameters known, the discrete open loop transfer function of the SQZS inverter with the proposed plug-in repetitive control strategy can be expressed as ( ) ( ), and its amplitude gains under the full duty cycle variation range are shown in Fig. 11 (K r = 1 ). The repetitive controller is able to attenuate the lower order distortion in the baseband by increasing its open loop gain at integer times of the fundamental frequency. Due to the use of FIR ZPS compensator S(z) and low-pass filter Q(z), high frequency disturbance can be suppressed significantly. The effective bandwidth is extended compared to conventional methods, as shown in Fig. 11 .
IV. SIMULATION AND EXPERIMENT VERIFICATION
To verify the effectiveness of the proposed control scheme, simulation and experimentation on the FSTP SQZS inverter have been performed.
A. Simulation Tests
The simulation model of the topology in Fig. 2 is based on the specification in Table 3 ; thus, the desired output line-toline voltage peak value is 100V (57.7V phase voltage) in the FSTP SQZS inverter. Initially, it operates with only the inner PI controller of Fig. 6 , with parameters P=0.4 and I=600, which is achieved by considering the relative stability indicators. The results in Fig. 12 show considerable fundamental component tracking error and low order harmonic distortion (mainly 2 nd order); and the calculated baseband (up to 20 th order) total harmonic distortion (THD) is 5.3%. This is consistent with the theoretical analysis of the PI controlled SQZS converter with low bandwidth and non-uniform gains at different operating points.
To eliminate the low order harmonic distortion and improve the reference tracking accuracy, repetitive control is employed, initially without compensator S(z) but the PI parameters remain the same. The repetitive controller has a magnifying effect on the magnitude gain, including the resonant peaks. Due to the absence of S(z), the proportional gain of the internal model K r has to be decreased to guarantee stability. In this case, K r is chosen to be 0.01. From Fig. 13(b) , increased fundamental voltage magnitude and reduced 2 nd order harmonic distortion can be achieved. However, in Fig.  13(c) , the error convergence rate is slow due to small K r .
(a) (b) (c) Fig. 13 . FSTP-SQZS inverter using repetitive control without compensator S(z) and K r =0.01: (a) output phase voltage waveforms, (b) fundamental magnitude and low order harmonic distribution for phase A output voltage; and (c) error convergence process.
By incorporating compensator S(z) into the control loop, the proportional gain K r of the repetitive controller can be increased. With S(z) based on Table 4 and K r =0.8, Fig. 14(b) shows that the fundamental voltage is able to precisely track the reference and low order harmonic components can be eliminated; hence, almost zero steady-state-error is obtained; and the error convergence rate significantly improves with a settling time of less than 0.2s, as illustrated in Fig. 14(c) . (c) Fig. 15 . Error convergence comparison for the plug-in repetitive controller with different parameters: (a) Q(z)=0.95, K r =0.8, (b) Q(z) is low-pass filter, K r =0.4, and (c) Q(z) is low-pass filter, K r =0.8.
The impact of K r and Q(z) is analysed with the error convergence process in Fig. 15 , where it is deduced that a higher K r shortens the settling time, but its maximum value is restricted by the stability constraint shown in Fig. 9 . When Q(z) is 0.95, zero steady state error cannot be achieved due to its attenuation effects on the low frequency loop gains, which finally degrades the ability for lower order harmonic rejection. Comparison between Fig. 15(a) and (c) reveals that Q(z) significantly influences the steady-state error.
B. Experimental Results
A MOSFET based SQZS FSTP inverter is used for practical operational validation purposes. Due to the high voltage stress on the power switches in the SQZS converter (and other ISCs), the dc-link voltage and ac line-to-line peak voltage are scaled down to 40V and 32V (power rating is 200W) respectively, while the other parameters are maintained as in Table 3 . With this arrangement, the original pole-zero positions of the SQZS converter design case are unchanged. Since the control design diagram in Fig. 6 has an 1/V dc stage to normalize the converter model to unity (with 0dB open-loop gain in baseband), the previously selected parameters for the PI controller, S(z), phase-leading compensator, and the internal model (Q(z) and K r ), remain valid (provided the 1/V dc stage is included). The control strategy of the FSTP SQZS inverter is realized on a Texas Instrument TMS320F280335 DSP platform with a sampling frequency equal to switching frequency (30 kHz). The power switches are RFP4668PBF MOSFETs and the overall experiment setup is shown in Fig. 16 . Initially, conventional PI control for the FSTP SQZS inverter is tested with the results in Fig. 17 , where the achieved fundamental magnitude is much lower than the desired reference. Also, due to the inadequate bandwidth, the voltage waveform deviates from the pure sinusoid by considerable 2 nd order harmonics.
Next, the three-phase output voltage and FFT analysis with the proposed repetitive control and 2.5Ω resistive load are given in Fig. 18 , where all low harmonic components are less than 1% of the fundamental except a residual dc component due to the transducer zero-point 1% calibration error. Fig. 18 . Experiment results using proposed repetitive control strategy for FSTP-SQZS inverter: (a) three-phase output voltages; and fundamental magnitude and low order harmonic distribution for the output voltages of (b) phase A; (c) phase B; and (d) phase C.
Furthermore, Fig. 19 shows the output voltage and current waveforms under different load conditions. In Fig. 19 (a) , the single-phase output voltage with 2.5Ω resistive load is displayed; and Fig. 19 (b) shows the line-to-line voltage and line current with a 5Ω plus 10mH inductive series load. For an unbalanced load, the three-phase line-to-line voltage in Fig. 19 (c) is able to maintain balanced; while the load current becomes unbalanced as in Fig. 19 (d) . To examine the dynamic performance of using the proposed repetitive controller, Fig. 19 (e) demonstrates the transient performance of the SQZS inverter output voltage when the load is step changed from 6Ω to 3Ω. The converter output voltage quickly tracks the reference. These experimental results imply that both the steady-state and dynamic performance of the SQZS inverter can be improved by using the proposed plug-in repetitive control scheme with a ZPS compensation network. Fig. 20 (a) and (b) give the output voltage and current waveform of the SQZS inverter using PI control under a typical rectifier nonlinear load. Due to limited bandwidth and poor harmonic rejection ability, the output voltage deviates from its reference with inadequate fundamental component magnitude and significant low order harmonics. But the results in Fig. 20(c) and (d) with the proposed repetitive control strategy, maintain the desired fundamental magnitude and suppress the dominant low order harmonics.
V. CONCLUSIONS
A generic digital plug-in repetitive control strategy has been proposed for a series of high-order wide-output range impedance source converters (HOWO-ISCs). Specifically, a four-switch three-phase (FSTP) semi-quasi-Z-source (SQZS) islanded mode inverter was adopted as a representative case study. The time-variant characteristics for HOWO-ISCs with non-uniform gains in their transfer function over a fundamental period were analyzed, which leads to inherent lower order harmonic distortion in the output voltage during open-loop operation.
The proposed repetitive control strategy eliminates the reference tracking error for the HOWO-ISCs using a single loop, which outperforms conventional proportional-integral (PI) and proportional-resonant (PR) methods with multiple parallel loops for suppressing all low order harmonics. In the proposed scheme, with the designed finite impulse response (FIR) zero-phase-shift (ZPS) compensator and phase-leading unit, an extended bandwidth is obtained by overcoming the initial phase-lag caused by right-half-plane (RHP) zeros; furthermore, the internal model of the repetitive control unit offers increased loop gain with a wide frequency range. Therefore, accurate reference tracking, fast convergence rate, and robust stability can be achieved. A design procedure of the proposed controller has been presented for a FSTP-SQZS islanded inverter, which has been validated by simulation and experimental results.
